Contents

About This Manual

Glossary v
Stylistic Conventions v
Getting MIPS Documents On-Line v

1

Introduction to the R10000 Processor

MIPS Instruction Set Architecture (ISA) 2
What is a Superscalar Processor? 3
Pipeline and Superpipeline Architecture 3
Superscalar Architecture 3
What is an R10000 Microprocessor? 4
R10000 Superscalar Pipeline 5
Instruction Queues 6
Execution Pipelines 6
64-bit Integer ALU Pipeline 6
Load/Store Pipeline 7
64-bit Floating-Point Pipeline 7
Functional Units 9
Primary Instruction Cache (I-cache) 9
Primary Data Cache (D-cache) 9
Instruction Decode And Rename Unit 10
Branch Unit 10
External Interfaces 10
Instruction Queues 11
Integer Queue 11
Floating-Point Queue 11
Address Queue 12
Program Order and Dependencies 13
Instruction Dependencies 13
Execution Order and Stalling 13
Branch Prediction and Speculative Execution 14
Resolving Operand Dependencies 14
Resolving Exception Dependencies 14
Strong Ordering 15
An Example of Strong Ordering 16
R10000 Pipelines 17
Stage 1 17
Stage 2 17
Stage 3 18
Stages 4-6 18
Floating-Point Multiplier (3-stage Pipeline) 18
Floating-Point Divide and Square-Root Units 18
Floating-Point Adder (3-stage Pipeline) 18
Integer ALU1 (1-stage Pipeline) 18
Integer ALU2 (1-stage Pipeline) 18
Address Calculation and Translation in the TLB 19

Implications of R10000 Microarchitecture on Software....20
Superscalar Instruction Issue....20
Speculative Execution....21
Nonblocking Caches....21
R10000-Specific CPU Instructions....22
PREF....22
LL/SC....23
SYNC....24
Performance....24
User Instruction Latency and Repeat Rate....25
Other Performance Issues....27
Cache Performance....27

2
System Configurations

Uniprocessor Systems....30
Multiprocessor Systems....31
Multiprocessor Systems Using Dedicated External Agents....31
Multiprocessor Systems Using a Cluster Bus....32

3
Interface Signal Descriptions

Power Interface Signals....34
Secondary Cache Interface Signals....35
System Interface Signals....36
Test Interface Signals....38

4

Cache Organization and Coherency

Primary Instruction Cache 40
Primary Data Cache 42
Secondary Cache....45
Cache Algorithms....47
Descriptions of the Cache Algorithms 48
Uncached 48
Cacheable Noncoherent 48
Cacheable Coherent Exclusive 48
Cacheable Coherent Exclusive on Write....48
Uncached Accelerated 48
Relationship Between Cached and Uncached Operations 49
Cache Algorithms and Processor Requests 50
Cache Block Ownership 51

5

Secondary Cache Interface

Tag and Data Arrays....54
Secondary Cache Interface Frequencies....54
Secondary Cache Indexing....55
Indexing the Data Array....55
Indexing the Tag Array 56
Secondary Cache Way Prediction Table 57
Secondary Cache Tag....59
SCTag(25:4), Physical Tag 59
SCTag(3:2), PIdx 59
SCTag(1:0), Cache Block State 60
Read Sequences....60
4-Word Read Sequence....61
8-Word Read Sequence....62
16 or 32-Word Read Sequence....63
Tag Read Sequence....64
Write Sequences....65
4-Word Write Sequence....65
8-Word Write Sequence....66
16 or 32-Word Write Sequence....67
Tag Write Sequence....68

6

System Interface Operations

Request and Response Cycles 70
System Interface Frequencies 70
Register-to-Register Operation....70
System Interface Signals....71
Master and Slave States....71
Connecting to an External Agent....71
Cluster Bus 72
System Interface Connections 73
Uniprocessor System 73
Multiprocessor System Using Dedicated External Agents 74
Multiprocessor System Using the Cluster Bus....75
System Interface Requests and Responses 76
Processor Requests....76
External Responses 77
External Requests....77
Processor Responses 77
Outstanding Requests and Request Numbers....77
Request and Response Relationship....78
System Interface Buffers....79
Incoming Buffer....79
Cached Request Buffer 80
Outgoing Buffer....80
Uncached Buffer....81
Cluster Request Buffer....82
System Interface Flow Control....83
Processor Write and Eliminate Request Flow Control 83
Processor Read and Upgrade Request Flow Control....83
Processor Coherency Data Response Flow Control....83
External Request Flow Control 83
External Data Response Flow Control 83
System Interface Block Data Ordering....84
External Block Data Responses 84
Processor Coherency Data Responses....84
Processor Block Write Requests....84
System Interface Bus Encoding....85
SysCmd[11:0] Encoding 85
SysCmd[11] Encoding 85
SysCmd[10:0] Address Cycle Encoding 85
SysCmd[10:0] Data Cycle Encoding....89
SysCmd[11:0] Map....91

SysAD[63:0] Encoding 92
SysAD[63:0] Address Cycle Encoding 92
SysAD[63:60] 92
SysAD[59:58] Uncached Attribute 92
SysAD[57] 93
SysAD[56:40] 93
SysAD[39:0] 93
SysAD[63:0] Data Cycle Encoding 94
SysState[2:0] Encoding 94
SysResp[4:0] Encoding 95
Interrupts 95
Hardware Interrupts 95
Software Interrupts 96
Timer Interrupt 96
Nonmaskable Interrupt 96
Protocol Abbreviations 97
System Interface Arbitration 98
System Interface Arbitration Rules 99
Uniprocessor System 100
Multiprocessor System Using Cluster Bus 101
System Interface Request and Response Protocol 102
Processor Request Protocol 102
Processor Block Read Request Protocol 102
Processor Double/Single/Partial-Word Read Request Protocol 104
Processor Block Write Request Protocol 106
Processor Double/Single/Partial-Word Write Request Protocol 108
Processor Upgrade Request Protocol 110
Processor Eliminate Request Protocol 112
Processor Request Flow Control Protocol 114
External Response Protocol 116
External Block Data Response Protocol 116
External Double/Single/Partial-Word Data Response Protocol 118
External Completion Response Protocol 119
External Request Protocol 121
External Intervention Request Protocol 121
External Allocate Request Number Request Protocol 123
External Invalidate Request Protocol 124
External Interrupt Request Protocol 125
Processor Response Protocol 126
Processor Coherency State Response Protocol 126
Processor Coherency Data Response Protocol 127

System Interface Coherency 129
External Intervention Shared Request 129
External Intervention Exclusive Request 129
External Invalidate Request 129
External Coherency Request Action 130
Coherency Conflicts 131
Internal Coherency Conflicts 131
External Coherency Conflicts 132
External Coherency Request Latency 133
SysGblPerf* Signal 135
Cluster Bus Operation 136
Support for I/O 139
Support for External Duplicate Tags 139
Support for a Directory-Based Coherency Protocol 140
Support for Uncached Attribute 140
Support for Hardware Emulation 141

7
Clock Signals

System Interface Clock and Internal Processor Clock Domains 144
Secondary Cache Clock 144
Phase-Locked-Loop 145

8
Initialization

Initialization of Logical Registers 148
Power-On Reset Sequence 148
Cold Reset Sequence 150
Soft Reset Sequence 152
Mode Bits 153

9

Error Protection and Handling

Correctable Errors 158
Uncorrectable Errors 158
Propagation of Uncorrectable Errors 159
Cache Error Exception 160
CP0 CacheErr Register EW Bit 161
CP0 Status Register DE Bit 161
CACHE Instruction 161
Error Protection Schemes Used by R10000 162
- Parity 162
- Sparse Encoding 162
- ECC 162

Primary Instruction Cache Error Protection and Handling 163
- Error Protection 163
- Error Handling 163

Primary Data Cache Error Protection and Handling 164
- Error Protection 164
- Error Handling 164

Secondary Cache Error Protection and Handling 165
- Error Protection 165
- Error Handling 165
  - Data Array 165
    - Data Array in Correction Mode 165
    - Data Array in Noncorrection Mode 167
  - Tag Array 167

System Interface Error Protection and Handling 168
- Error Protection 168
- Error Handling 168
  - SysCmd(11:0) Bus 168
  - SysAD(63:0) Bus 169
    - Processor in Master State 169
    - Processor in Slave State 169
    - Correctable Error Detected 169
    - Uncorrectable Error Detected 169
  - SysState(2:0) Bus 170
  - SysResp(4:0) Bus 170
- Protocol Observation 171

10
CACHE Instructions

Notes on CACHE Instruction Operations 174
Virtual Address 174
Physical Address 174
CP0 Not Usable 174
TLB Refill and TLB Invalid Exceptions on CacheOps 175
Hit Operation Accesses 175
Watch Exception 175
Address Error Exception 175
Write Back 175
Invalidation 176
CE Bit 176
CH Bit 176
Serial Operation of CACHE Instructions 176
Instructions Not Supported 176
Op Field Encoding 177
Index Invalidate (I) 178
Index WriteBack Invalidate (D) 178
Index WriteBack Invalidate (S) 179
Index Load Tag (I) 180
Index Load Tag (D) 180
Index Load Tag (S) 181
Index Store Tag (I) 181
Index Store Tag (D) 182
Index Store Tag (S) 182
Hit Invalidate (I) 183
Hit Invalidate (D) 183
Hit Invalidate (S) 184
Cache Barrier 184
Hit Writeback Invalidate (D) 185
Hit WriteBack Invalidate (S) 186
Index Load Data (I) 187
Index Load Data (D) 187
Index Load Data (S) 187
Index Store Data (I) 188
Index Store Data (D) 188
Index Store Data (S) 188

11
JTAG Interface Operation

Test Access Port (TAP) 190
TAP Controller (Input) 190
Instruction Register 191
Bypass Register 191
Boundary Scan Register 192

12
Electrical Specifications

DC Electrical Specification 196
DC Power Supply Levels 196
DCOk and Power Supply Sequencing 197
Maximum Operating Conditions 197
Input Signal Level Sensing 198
Mode Definitions 198
Vref[SC,Sys] 198
Unused Inputs 198
DC Input/Output Specifications 199
AC Electrical Specification 200
Maximum Operating Conditions 200
Test Specification 200
Secondary Cache and System Interface Timing 200
Enable/Output Delay, Setup, Hold Time 201
Asynchronous Inputs 201
Signal Integrity Issues 202
Reference Voltage 202
Power Supply Regulation 202
Maximum Input Voltage Levels 202
Decoupling Capacitance 203
Output I-V Curves 203
Switching and Slew Rate Characteristics 203

13
Packaging

R10000 Single-Chip Package, 599CLGA 206
Mechanical Characteristics 206
Electrical Characteristics 207
Thermal Characteristics 208
Assembly Drawings and Pinout List 208
599CLGA Pinout 210

14

Coprocessor 0

Index Register (0) 221
Random Register (1) 222
EntryLo0 (2), and EntryLo1 (3) Registers 223
Context (4) 224
PageMask Register (5) 225
Wired Register (6) 226
BadVAddr Register (8) 227
Count and Compare Registers (9 and 11) 228
EntryHi Register (10) 229
Status Register (12) 230
Status Register Fields 232
Diagnostic Status Field 233
Coprocessor Accessibility 235
Cause Register (13) 236
Exception Program Counter (14) 238
Processor Revision Identifier (PRId) Register (15) 239
Config Register (16) 240
Load Linked Address (LLAddr) Register (17) 241
WatchLo (18) and WatchHi (19) Registers 242
XContext Register (20) 243
FrameMask Register (21) 244
Diagnostic Register (22) 245
Performance Counter Registers (25) 247
ECC Register (26) 251
CacheErr Register (27) 252
CacheErr Register Format for Primary Instruction Cache Errors 252
CacheErr Register Format for Primary Data Cache Errors 253
CacheErr Register Format for Secondary Cache Errors 253
CacheErr Register Format for System Interface Errors 254
TagLo (28) and TagHi (29) Registers 255
CacheOp is Index Load/Store Tag 256
Primary Instruction Cache Operation 256
Primary Data Cache Operation 257
Secondary Cache Operation 258
CacheOp is Index Load/Store Data 259
Primary Instruction Cache Operation 259
Primary Data Cache Operation 260
Secondary Cache Operation 260

ErrorEPC Register (30) 261
CP0 Instructions 262
Hazards 262
Branch on Coprocessor 0 262
CP0 Move Instructions 263
CACHE Instruction 264
DMFC0 Instruction 267
DMTC0 Instruction 268
ERET Instruction 269
MFC0 Instruction 270
Move To/From the Performance Counter 271
MTC0 Instruction 272
TLBP Instruction 273
TLBR Instruction 274
TLBWI Instruction 275
TLBWR Instruction 276

15
Floating-Point Unit

Floating Point Unit Operations 278
Floating-Point Unit Control 279
Floating-Point General Registers (FGRs) 279
32- and 64-Bit Operations 280
Load and Store Operations 281
Floating-Point Control Registers 284
Floating-Point Implementation and Revision Register 284
Floating-Point Status Register (FSR) 285
Bit Descriptions of the FSR 286
Loading the FSR 287
FPU Instructions 288
CVT.L.fmt 288
Moves and Conditional Moves 289
CFC1/CTC1 289

16

Memory Management

Processor Modes....292
Processor Operating Modes....292
Addressing Modes....293
Virtual Address Space....293
User Mode Operations....294
32-bit User Mode (useg)....295
64-bit User Mode (xuseg)....295
Supervisor Mode Operations....296
32-bit Supervisor Mode, User Space (suseg)....296
32-bit Supervisor Mode, Supervisor Space (sseg)....297
64-bit Supervisor Mode, User Space (xsuseg)....297
64-bit Supervisor Mode, Current Supervisor Space (xsseg)....297
64-bit Supervisor Mode, Separate Supervisor Space (csseg)....297
Kernel Mode Operations....298
32-bit Kernel Mode, User Space (kuseg)....299
32-bit Kernel Mode, Kernel Space 0 (kseg0)....299
32-bit Kernel Mode, Kernel Space 1 (kseg1)....299
32-bit Kernel Mode, Supervisor Space (ksseg)....299
32-bit Kernel Mode, Kernel Space 3 (kseg3)....299
64-bit Kernel Mode, User Space (xkuseg)....300
64-bit Kernel Mode, Current Supervisor Space (xksseg)....300
64-bit Kernel Mode, Physical Spaces (xkphys)....300
64-bit Kernel Mode, Kernel Space (xkseg)....302
64-bit Kernel Mode, Compatibility Spaces (ckseg1:0, cksseg, ckseg3)....302
Address Space Access Privilege Differences Between the R4400 and R1000....302
Virtual Address Translation....304
Cache Pages....304
Cache Page Size Encodings....304
Using the TLB....305
Cache Algorithm Field....305
Format of a TLB Entry....305
Address Translation....306
Address Space Identification (ASID)....306
Global Processes (G)....306
Avoiding TLB Conflict....306

17

CPU Exceptions

Causing and Returning from an Exception 308
Exception Vector Locations 308
TLB Refill Vector Selection 309
Priority of Exceptions 311
Cold Reset Exception 312
Soft Reset Exception 313
NMI Exception 315
Address Error Exception 316
TLB Exceptions 317
TLB Refill Exception 318
Cause 318
Processing 318
Servicing 318
TLB Invalid Exception 319
Cause 319
Processing 319
Servicing 319
TLB Modified Exception 320
Cause 320
Processing 320
Servicing 320
Cache Error Exception 321
Virtual Coherency Exception 321
Bus Error Exception 322
Integer Overflow Exception 323
Trap Exception 324
System Call Exception 325
Breakpoint Exception 326
Reserved Instruction Exception 327
Coprocessor Unusable Exception 328
Floating-Point Exception 329
Watch Exception 330
Interrupt Exception 331
MIPSIV Instructions 332
COP0 Instructions 333
COP1 Instructions 333
COP2 Instructions 333

18

Cache Test Mode

Interface Signals....336
System Interface Clock Divisor....336
Entering Cache Test Mode....337
Exit Sequence....338
SysAD(63:0) Encoding....339
Cache Test Mode Protocol....340
Normal Write Protocol....340
Auto-Increment Write Protocol....341
Normal Read Protocol....342
Auto-Increment Read Protocol....343

A

Glossary

Superscalar Processor....A-2
Pipeline....A-2
Pipeline Latency....A-2
Pipeline Repeat Rate....A-2
Out-of-Order Execution....A-2
Dynamic Scheduling....A-3
Instruction Fetch, Decode, Issue, Execution, Completion, and Graduation....A-3
Active List....A-3
Free List and Busy Registers....A-4
Register Renaming....A-4
Nonblocking Loads and Stores....A-5
Speculative Branching....A-6
Logical and Physical Registers....A-7
Register Files....A-7
ANDES Architecture....A-7